AN ANALOG CMOS CHIP IMPLEMENTING A CNN-BASED LOCOMOTION CONTROLLER FOR QUADRUPED WALKING ROBOTS

Kazuki NAKADA, Tetsuya ASAI, and Yoshihito AMEMIYA

Department of Electrical Engineering, Hokkaido University, Kita 13, Nishi 8, Kita-Ku, Sapporo, 060-8628, Japan. E-mail: nakada@sapiens-ei.eng.hokudai.ac.jp

ABSTRACT

We propose an analog CMOS circuit that implements a class of cellular neural networks (CNNs) for locomotion control in robotics. Our circuit is constructed using multiple-input floating-gate MOS (FGMOS) FETs aiming at the voltagemode operation, and it can be expected to reduce power consumption. Furthermore, we fabricated a prototype chip using a standard CMOS process. From experimental results, we have confirmed that the proposed circuit has capability of generating stable rhythmic patterns for robot locomotion control under an actual environment.

1. INTRODUCTION

Biologically inspired approaches have succeeded in motion control in robotics. Biological systems have been evolved to optimize themselves under selective pressures for a long time, and thus it is expected that biological findings provide us valuable ideas for design and control methods in robotics.

Central pattern generator (CPG) is the biological neural network that can produce rhythmic movements for locomotion of animals, such as walking, running and swimming [1]. A CPG consists of sets of neural oscillators, situated in ganglion or spinal cord. Induced inputs from command neurons, the CPG generates a rhythmic pattern of neural activity, resulting in a rhythmic movement for locomotion of animals. Such a rhythmic movement induces coordination of physical parts. Since the degree of freedom relevant to locomotion is very high, this coordination is necessary for stable locomotion. Therefore, CPG can be said to play the principle role in locomotion of animals.

During the past decade, many researchers have designed locomotion controllers based on the CPG framework [2]-[3]. Such controllers have the advantages in i) reduction of the amount of calculation required for locomotion control because of needless of complicated planning for generating motion trajectory, and ii) high adaptation to an unexpected disturbance as a result of a CPG interacting with environments through sensory information. Recently, Arena *et al.* have proposed a class of cellular neural networks (CNNs) as a CPG controller in a hexapod robot [4]. In general, a CNN is an analog dynamic processor array with locally connections, and therefore it can perform parallel and distributed processing, and continuous time and value signal processing essentially. Furthermore, their CNN is a class of autonomous CNNs that can generate various spatial-temporal patterns automatically. Thus, it is suitable for a CPG contrler to generate rhythmic motion patterns for robot locomotion control in real-time.

In the present paper, we propose an analog CMOS chip that implements a class of CNN for locomotion control in quadruped walking robots. CNN-based CPG controllers have already been implemented on silicon chips [6]-[7]. In these CNN chips, the components called cells interacts with neighboring ones thorough current, and thus these chips have several problems, such as current mismatch and power consumption. In particularly, the power consumption is a critical point for long term operation. Hence, we introduce a transformed CNN, and designed it as an analog CMOS circuit using multiple-input floating-gate MOS (FGMOS) FETs aiming at the voltage-mode operation. As a result, it can be expected to reduce the bias currents, and then the amount of power consumption. Furthermore, we fabricated a first prototype chip using a standard CMOS process. From experimental results, we confirmed that the proposed circuit can operate stably under an actual environment.

2. A CNN-BASED CPG MODEL

We here propose a CNN-based CPG model for locomotion control in quadruped walking robots. In the previous works, Arena *et al.* have proposed a class of CNNs as a CPG model for locomotion control in biologically-inspired robots, such as a hexapod robot [5]-[7]. Their model is described the following equations:

$$\dot{x}_{i,j}^1 = -x_{i,j}^1 + (1+\mu)y_{i,j}^1 - sy_{i,j}^2 + S_{i,j}^1 \tag{1}$$

$$\dot{x}_{i,j}^2 = -x_{i,j}^2 + sy_{i,j}^1 + (1+\mu)y_{i,j}^2 + S_{i,j}^2$$
⁽²⁾

with

$$S_{i,j}^{1} = D_{1}(y_{i-1,j}^{1} + y_{i+1,j}^{1} + y_{i,j-1}^{1} + y_{i,j+1}^{1} - 4y_{i,j}^{1}) + I_{i,j}^{1} \quad (3)$$

$$S_{i,j}^2 = D_2(y_{i-1,j}^2 + y_{i+1,j}^2 + y_{i,j-1}^2 + y_{i,j+1}^2 - 4y_{i,j}^2) + I_{i,j}^2 \quad (4)$$

where $x_{i,j}^n$ is a state variable, $I_{i,j}^n$ a bias constant (n = 1, 2, (i, j) is a grid point of the cell), μ and s the coupling parameters, D_n a diffusive coefficient, and an output $y_{i,j}^n = f(x_{i,j}^n)$, which is a nonlinear function usually given by the piecewise linear function or the sigmoid function.

The above model has been proposed as the reactiondiffusion (RD) CNN for simulator of RD partial differential equations in [4]. The RD-CNN can produce various spatialtemporal patterns automatically, and thus it is suitable for CPG controllers in generating various locomotion patterns.

Let us introduce a novel RD-CNN, which is suitable for constructing an analog CMOS circuit that operates in voltage-mode. Firstly, we rewrite (1)-(4) as follows:

$$\dot{x}_{i,j}^{1} = -x_{i,j}^{1} + \sum_{k,l} A_{i,j;k,l} y_{k,l}^{1} - \sum_{k,l} B_{i,j;k,l} y_{k,l}^{2} + I_{i,j}^{1}$$
(5)

$$\dot{x}_{i,j}^2 = -x_{i,j}^2 + \sum_{k,l} C_{i,j;k,l} y_{k,l}^1 - \sum_{k,l} D_{i,j;k,l} y_{k,l}^2 + I_{i,j}^2$$
(6)

where $A_{i,j;k,l}$, $B_{i,j;k,l}$, $C_{i,j;k,l}$ and $D_{i,j;k,l}$ are coupling coeficients, (k,l) is a grid point in neighborhood of the point (i, j). The above formalism is naturally extended to include the cross diffusion terms. Then, we rewrite the equations above in terms of a new state variable $v_{i,j}^n$ as follows:

$$\dot{v}_{i,j}^{1} = -v_{i,j}^{1} + f(\sum_{k,l} A_{i,j;k,l} v_{k,l}^{1} - \sum_{k,l} B_{i,j;k,l} v_{k,l}^{2} + I_{i,j}^{1}) \quad (7)$$

$$\dot{v}_{i,j}^2 = -v_{i,j}^2 + f(\sum_{k,l} C_{i,j;k,l} v_{k,l}^1 - \sum_{k,l} D_{i,j;k,l} v_{k,l}^2 + I_{i,j}^2).$$
(8)

The equations can be derived from (5) and (6) by the following transformation:

$$x_{i,j}^{1} = \sum_{k,l} A_{i,j;k,l} v_{k,l}^{1} - \sum_{k,l} B_{i,j;k,l} v_{k,l}^{2} + I_{i,j}^{1}$$
(9)

$$x_{i,j}^{2} = \sum_{k,l} C_{i,j;k,l} v_{k,l}^{1} - \sum_{k,l} D_{i,j;k,l} v_{k,l}^{2} + I_{i,j}^{2}.$$
 (10)

The transformation above is an Affine, and its inverse transformation is also an Affine. Thus, (5)-(6) and (7)-(8) are dynamically equivalent. In case of f(x) = tanh(x), similarly, the above transformation can be checked. As it is shown in the following section in detail, the transformation

is useful for chip implementation rather than a mathematical problem. In biological point of view, the above formalism is a special case of the Wilson-Cowan neural system whose components are only connected within their neigherhood. We are going to consider the transformed CNN given by (7)-(8) as the CPG model for constructing a CPG controller.

3. CIRCUIT ARCHITECTURE

We here propose an analog CMOS circuit that implements a CNN-based CPG controller. First, we have designed a cell circuit that constitutes a part of the proposed CNN, which consists of four analog elementary circuits, differential pair, current mirror, RC circuit and current source (Fig.1(a)).

The differential pair, which is the most fundamental components of the cell circuit, can approximate the sigmoidal function. When the MOS FETs comprising the differential pair operate in their subthreshold region, the static response of the differential pair is represented as:

$$I_{\mu}(V^{+} - V^{-}) = I_{b} \frac{1 + \tanh(\mu(V^{+} - V^{-}))}{2}$$
(11)

where I_{μ} is the output current of the differential pair, V^+ and V^- the input voltages, I_b the bias current, $\mu = \kappa/2V_T$, V_T the thermal voltage and κ the electrostatic coefficient between the gate and channel. By subtracting a half of the bias current from the output current I_{μ} , the characteristic of the nonlinear function f(x) is obtained.

Furthermore, we replace the MOS FETs that comprise the differential pair with multiple-input FGMOS FETs [8] (Fig. 1(b)). As a result, the operation of weighted linear summation of voltages is realized. Generally, the floatinggate voltage of the multiple-input FGMOS FET is expressed by the following equations [8]:

$$V_{FG} = \frac{C_{GD}}{C_T} V_D + \frac{C_{GS}}{C_T} V_S + \frac{C_{GB}}{C_T} V_B + \frac{Q_0}{C_T} + \sum_l \frac{C_l}{C_T} V_l$$
(12)

where $C_T = C_{GD} + C_{GS} + C_{GB} + \sum_l C_l$ and V_l are the input gate voltages, C_l the capacitances between each of the input gates and the floating-gate, and Q_0 represents any initial charge in the floating-gate. The floating-gate voltage approximately expressed by:

$$V_{FG} \simeq \sum_{l} \frac{C_l}{C_T} V_l \tag{13}$$

where it is assumed that Q_0 is 0 and C_{GD} , C_{GS} , $C_{GB} \ll C_T$. Then, the differential voltages between the floating-gates of the differential pair with multiple-input FGMOS FETs is approximately expressed by the following equations:

$$V_{FG}^{+} - V_{FG}^{-} \simeq \sum_{l} \frac{C_{l}^{+}}{C_{T}} V_{l}^{+} - \sum_{l} \frac{C_{l}^{-}}{C_{T}} V_{l}^{-}$$
(14)



Fig. 1. Schematic of cell circuit.



After the output current of the differential pair, I_{μ} , is reversed by current mirror, it is integrated by RC circuit. The circuit dynamics is represented as:

$$C\dot{V} = -\frac{V - V_{SS}}{R} + I_{\mu}(V_{FG}^{+} - V_{FG}^{-})$$
(15)

where C is the capacitance and R the resistance. We set that substrate voltage $V_{SS} < 0$ for the purpose of setting the equilibrium voltage at 0. When we assumed that $V_{SS}/R + I_b/2 = 0$, the equation above is rewritten as follows:

$$C\dot{V} = -\frac{V}{R} + \frac{I_b}{2} \tanh(\mu(V_{FG}^+ - V_{FG}^-))$$
(16)

$$\simeq -\frac{V}{R} + \frac{I_b}{2} \tanh(\mu(\sum_l \frac{C_l^+}{C_T}V_l^+ - \sum_l \frac{C_l^-}{C_T}V_l^-)) \quad (17)$$

$$= -\frac{V}{R} + \frac{I_b}{2} F_{\mu} \left(\sum_l C_l^+ V_l^+ - \sum_l C_l^- V_l^- \right)$$
(18)

where we have replaced $F_{\mu}(x) = \tanh(\mu x/C_T)$.

We constructed an unit circuit from two cell circuits. Figure 2 shows schematic of the unit circuit, where V^1 and V^2 represent the volatege of the first cell and the second cell, respectively. This circuit has reciprocal interactions via capacitive coupling.

Furthermore, we constructed the entire network circuit from four unit circuits. The network dynamics is given by the following equations:

$$C\dot{V}_{i,j}^{1} = -\frac{V_{i,j}^{1}}{R} + \frac{I_{b}}{2}F_{\mu}\left(\sum_{k,l,n}C_{k,l;i,j}^{1+,n}V_{k,l}^{n} - \sum_{k,l,n}C_{k,l;i,j}^{1-,n}V_{k,l}^{n}\right)$$
(19)

$$C\dot{V}_{i,j}^{2} = -\frac{V_{i,j}^{2}}{R} + \frac{I_{b}}{2}F_{\mu}\left(\sum_{k,l,n}C_{k,l;i,j}^{2+,n}V_{k,l}^{n} - \sum_{k,l,n}C_{k,l;i,j}^{2-,n}V_{k,l}^{n}\right)$$
(20)



Fig. 2. Schematic of unit circuit.

where $V_{i,j}^1$ and $V_{i,j}^2$ represent the volatege of the first cell and the second cell, respectively. The total capacitance of the floating gate C_T is given by $C_T = C_{GD} + C_{GS} + C_{GB} +$ $\sum_{k,l,n} C_{i,j;k,l}^{m\pm,n} + C_{ctrl,i,j}^{m\pm}$ (m, n = 1, 2), where $C_{ctrl,i,j}^{m\pm}$ is the capacitance of each of the control gates, which is added to control the total capacitance of the floaring-gate.

Depending on its coupling structure, the network circuit generates different rhythmic patterns. Figures 3(a)-(c) show the network structures that generate rhythmic patterns corresponding to the locomotion patterns, such as walk, trot and gallop, respectively. Here, the grid points (1, 1), (1, 2), (2, 1) and (2, 2) correpond to each limb of mammals.

4. EXPERIMENTAL RESULTS

We fabricated a first prototype chip using a standard CMOS process (MOSIS AMIS 1.5- μ m) excepting the RC circuits. For constructing the RC circuits, we used off-chip resistors and capacitors. By experiments on the fabricated chip, we confirmed the operation of the proposed circuit. First, we set common parameters: the capacitance $C = 1.0 \ \mu$ F, the resistance $R = 1.0 \ M\Omega$, the bias current $I_b = 3 \ \mu$ A, the coupling capacitances:

$$C_{i,j;i,j}^{1+,1} = C_{i,j;i,j}^{1-,2} = 0.5, \ C_{i,j;i,j}^{2+,1} = 0.3, C_T = 1.0 \text{ pF}$$

and the voltages $V_{DD} = 1.5$ V and $V_{SS} = -1.5$ V. Then, we removed initial floating-gate charges by UV shining.

After that, we measured voltages in the fabricated chip under a noisy environment (SNR: 30dB). Figures 4(a) and (b) show waveforms of voltages $V_{i,j}^{1}$ in both walk mode and trot mode shown in Figs. 3(a)-(b). Here LF, RF, LH and RH represent left forelimb, right forelimb, left hindlimb and right hindlimb of mammals, respectively.

In the walk mode, we set the coupling capacitance as:

$$C_{1,1;2,2}^{1-,1} = C_{1,2;2,1}^{1-,1} = C_{2,1;1,1}^{1-,1} = C_{2,2;1,2}^{1-,1} = 0.1 \text{ pF}$$

and the others were set at 0 F.

In the trot mode, we set the coupling capacitance as:

$$\begin{split} C^{1-,2}_{1,1;2,2} &= C^{1-,2}_{1,2;2,1} = C^{1-,2}_{2,1;1,2} = C^{1-,2}_{2,2;1,1} = 0.1 \, \mathrm{pF} \\ C^{2-,2}_{1,1;2,1} &= C^{2-,2}_{1,2;2,2} = C^{2-,2}_{2,2;1,1} = C^{2-,2}_{2,2;1,2} = 0.2 \, \mathrm{pF} \end{split}$$



Fig. 3. Coupling configurations of network circuits.

and the others were set at 0 F.

If we assume that $V_{1,1}^1, V_{1,2}^1, V_{2,1}^1$ and $V_{2,2}^1$ drive LF, RF, LH and RH, respectively, and then such rhythmic patterns are considered as typical locomotion patterns of mammals.

Furthermore, we estimated power consumption of the chip during operation by approximating the waveforms of the measured voltages as sinusoidal waves. In a steady state, the amount of the electrical power was about 140 μ W.

The results show that the CNN chip can generate stable rhythmic patterns corresponding to the typical locomotion patterns of animals under noisy environments, and reduce power consumption during operation. Such characteristics of the CNN chip are suitable for locomotion control in a quadruped walking robot in real situations.

5. CONCLUSIONS

We have fabricated an analog CMOS chip that implements a CNN-based CPG controller. In the past, CNN-based CPG controllers have already been implemented on silicon chips [6]-[7]. For instance, Branciforte et al. have proposed an analog CMOS chip that operates in current-mode [6]. Their chip is constructed from many current amplifiers, and then it has good programability. However, it is difficult to operate stably without tuning bias currents because of irregularity in currents thorough the current amplifiers. Arena et al. have presented a hybrid VLSI chip, which is designed based on the operational amplifier implementation of the CNN cell [5] and the switched-capacitor technique [7]. Their chip has the advantages in controlling of its operation speed. In these chips, the cells are interaction thorough currents, and thus these chips have several problems, such as current mismatch and power consumption. In contrast, our chip has been designed using multiple-input FGMOS FETs aiming at the voltage-mode operation. As a result, the chip can generate stable rhythmic patterns for robot locomotion control under actual environment with low power consumption.

6. REFERENCES

[1] F. Delcomyn, *Foundations of Neurobiology*, New York: W. H. Freeman and Co., 1997.





Fig. 4. Waveforms of voltages in network circuits.

- [2] H. Kimura, Y. Fukuoka, and K. Konaga, "Adaptive dynamic walking of a quadruped robot by using neural system model", *ADVANCED ROBOTICS*, vol. 15, no. 8, pp. 859-876, 2001.
- [3] M. A. Lewis, M. J. Harttmann, R. Etienne-Cummings, A. H. Cohen, "Control of a robot leg with an adaptive aVLSI CPG chip," *Neurocomputing*, vol. 38-40, pp. 1409-1421, 2001.
- [4] P. Arena, S. Baglio, L. Fortuna, and G. Manganaro, "Selforganization in a two layer CNN", *IEEE Trans. Circuits Syst. I*, vol. 45, no. 2, pp. 157-162, 1998.
- [5] P. Arena, "Realization of a Reaction-Diffusion CNN algorithms for locomotion control in an hexapod robot", *J. VLSI* signal processing, vol. 23, no. 2, pp. 267-280, 1999.
- [6] M. Branciforte, G. Di Bernardo, F. Doddo, L. Occhipinti, "Reaction-Diffusion CNN design for a new class of biologically-inspired processors in artificial locomotion applications", in *Proc. IEEE MicroNeuro*, April 1999, pp. 69-77.
- [7] P. Arena, S. Castorina, L. Fortuna, M. Frasca, M. Ruta, "A CNN chip for robot locomotion control", in *Proc. IEEE Int. Symp. Circuits Systems*, vol. 3, May 2003, pp. 510-513.
- [8] T. Shibata, T. Ohmi, "A functional MOS transistor featuring gate level weighted sum and threshold operations," *IEEE*, *Trans. Electron Devices*, vol. 39, no. 6, pp. 1444-1445, 1990.