A hardware depressing synapse and its application to contrast-invariant pattern recognition

Y. Kanazawa, T. Asai and Y. Amemiya

Hokkaido University, Kita 13, Nishi 8, Kita–ku, Sapporo, 060–8628, Japan kanazawa@sapiens-ei.eng.hokudai.ac.jp

Abstract: Analog circuits for depressing synapses are proposed for emulating the dynamic properties of neural networks using dynamic neurons. Although the circuits have few MOS transistors, they mimic well the dynamic properties of depressing synapses. A simple neural network using depressing synapses is introduced for evaluating the performance of hardware depressing synapses. We show that a device using the neural network can perform contrast-invariant pattern recognition based on a neuromorphic processing architecture.

Keywords: dynamic synapse, depressing synapse, neuromorphic VLSI

1. Introduction

Silicon circuits that mimic the nervous systems of insects and other animals represent the future of neurocomputing $(1, 2)$. They can perform various neural functions because the microstructures of a nervous system are replicated on their silicon chips. A number of neural VLSIs have already been developed including silicon neurons that emulate cortical pyramidal neurons 2), FitzHugh-Nagumo neurons with negative resistive circuits 3), and artificial neuron circuits based on byproducts of conventional digital circuits $4, 5, 6$. Since recent functional models of spiking neural networks tend to use integrate-and-fire neurons (IFNs), neuromorphic engineers have developed hardware neural systems with several types of IFN circuits to investigate the effect of spike timing and synchrony on the network's computational properties.

In addition to the hardware IFNs, dynamic synapses have also attracted the attention of neuromorphic engineers who focus mainly on the dynamic implications of the neurons. A recent model of the layer IV circuitry, which accounts for several contrast-dependent nonlinearities in cortical responses, suggests that synaptic depression contributes to solveing the problem of contrast-invariant orientation tuning $\bar{7}$. Based on this suggestion, Bugmann showed that the strength of a time-averaged current injected into the soma by using a spike train is independent of its frequency, which implies that the response strength of a target neuron depends only on the number of active inputs δ . This property is very useful for artificial vision systems, particularly for preprocessing natural images. We propose an analog circuit that uses Bugmann's model. Our aim is the development of potential applications of neuromorphic VLSIs to artificial vision. We show by circuit simulation that such a circuit can perform contrast-invariant pattern recognition.

2. Analog CMOS circuits for dynamic synapses

A synapse whose conductivity changes based on the firing rate or spike timing of presynaptic neurons is called a dynamic synapse $9, 10$. The change in weight of dynamic synapses is caused by short-term changes in the transmitter discharge and regeneration cycle at the terminal of presynapses rather than by learning on a network level. These synapses produce excitatory postsynaptic potential (EPSP) and inhibitory postsynaptic potential (IPSP) by integrating the output of the presynaptic neurons. A signal is conducted to a postsynaptic neuron through EPSP and IPSP. When the firing frequency of the presynaptic neurons increases so that the sequential changes in EPSP and IPSP can no longer follow the input, the efficiency of signal conduction to the postsynaptic neurons drops. Thus, this synapse functions as a low-pass filter. Because presynaptic neuron output is depressed and conducted to the postsynaptic neurons, such a synapse is called a "depressing synapse" and a synapse acting inversely is called a "facilitating synapse".

Figure 1 shows a prototype diagram of a depressing synapse circuit. Depending on the type of connection with the postsynaptic neurons, depressing synapses are classified as excitatory or inhibitory. The excitatory (inhibitory) synapse circuit charges (discharges) the membrane (C_m) of the postsynaptic neuron and the membrane potential rises (falls). Each synapse circuit receives input current $I_{\text{in}}^{(e,i)}$ and generates EPSP and IPSP. EPSP and IPSP are converted into electric current by MOS transistors M_e and M_i . The current charges and discharges the membrane (C_m) of the postsynaptic neurons. When the MOS transistors operate in their subthreshold region, the excitatory postsynaptic current (EPSC: electrical current of M_e) and inhibitory postsynaptic current (IPSC: electrical current of Mi) are

Figure 1: Excitatory and inhibitory depressing synapse circuits.

given by

$$
EPSC = I_0 \exp(\kappa EPSP/V_T), \tag{1}
$$

$$
IPSC = I_0 \exp(\kappa IPSP/V_T), \tag{2}
$$

where I_0 and κ are process-dependent parameters, $V_T =$ kT/q (k is Boltzmann's constant, T is absolute temperature, q is electron charge). The dynamics of the excitatory and inhibitory synapses are

$$
C_{\rm e} \frac{d\text{EPSP}}{dt} = -I_0 \exp(\kappa \text{EPSP}/V_\text{T}) + I_{\rm in}^{(\rm e)}, \quad (3)
$$

$$
C_{\rm i} \frac{dIPSP}{dt} = -I_0 \exp(\kappa IPSP/V_T) + I_{\rm in}^{(i)}, \quad (4)
$$

where C_e (C_i) expresses the capacitance between the excitatory (inhibitory) synapse and soma.

The depressing synapse circuit (Fig. 1) is simple, but it is problematic for handling impulse inputs (pulse width of spiking does not depend on firing frequency). This synapse circuit integrates input pulses by charging and discharging two capacitances $(C_e \text{ and } C_i)$. When the capacitance becomes high (integration over a long period), the maximum amplitude of the output pulse drops and the pulse widens. Therefore, the maximum amplitude of the output pulse is depressed, but the efficiency per spike (i.e., the amount of electrical charge per spike) does not change between the presynapses and postsynapses. We thus propose a depressing synapse circuit in which the efficiency per synapse is depressed based on the increase in firing rate whose construction is easy. The firing rate can be increased as high as the input of the constant pulse width.

Figure 2 shows a depressing synapse constructed by combining a current mirror and common-source amplifier. When there is no input $(I_{\text{in}} = 0)$, voltage V_{e} of junction A is zero. Therefore, transistor M_1 is in an on

Figure 2: Depressing synapse circuits for impulse input.

state. When there is input $(I_{\text{in}} > 0)$, V_{e} increases and M¹ enters an off state. Therefore, the current mirrored to output I_{out} through transistor M_1 and M_3 is zero. Because there is parasitic capacitance C_{e} at junction A, the increase in V_e has a short-time delay. Therefore, M¹ enters an on state for a short time, and the circuit outputs pulsive current I_{out} . When the input current becomes zero again, M_1 discharges the electrical charge of parasitic capacitance $C_{\rm e}$, and $V_{\rm e}$ returns to zero. If the pulsive current is given at a short interval, subsequent spikes enter before V_e returns to zero. Because M_1 is not completely on, the amplitude of the output spikes becomes small based on the magnitude of V_{e} (when V_{e} increases, the amplitude of the output spikes decreases). Therefore, the efficiency per spike (amount of electrical charge per spike) decreases. Because the current of transistor M_2 increases monotonically based on the increase in gate voltage V_{bias} , when V_{bias} increases, the time until V_e returns to zero decreases. By adjusting voltage V_{bias} , it is thus possible to change the time constant of the depression.

We propose yet another dynamic synapse circuit that exhibits both depressing and facilitating properties. First, a current integrator, as shown in Fig. 3 (a), is constructed. Input I_{in} from the presynaptic neuron is transferred to junctions A and B by the current mirror $(M_{p1}$ to M_{p3}), and capacitors C_e and C_i are charged; transistors M_e and M_i discharge the electrical charge of capacitors C_{e} and C_{i} . When the firing cycle of the presynaptic neuron becomes shorter than the charging and discharging time constant of the current integrators, the mean value of V_e (or V_i) eventually increases. In this circuit, drain voltages V_{e} and V_{i} of transistors M_{e} and M_i take values below $4V_T$ (MOS transistor does not operate in saturation condition). Therefore, the dynamics at junctions A and B in Fig. 3 are as follows:

$$
C_{\rm i} \dot{V}_{\rm i} = I_{\rm in} - I_0 e^{\kappa V_{\rm g}^{(i)}/V_{\rm T}} \left(1 - e^{-V_{\rm i}/V_{\rm T}} + V_{\rm i}/V_0 \right)
$$

\n
$$
C_{\rm e} \dot{V}_{\rm e} = I_{\rm in} - I_0 e^{\kappa V_{\rm g}^{(e)}/V_{\rm T}} \left(1 - e^{-V_{\rm e}/V_{\rm T}} + V_{\rm e}/V_0 \right).
$$

Outputs $(V_e, V_i, \text{ and } V_{spike})$ of Fig. 3(a) are given to a translinear multiplier-divider 11). The input-output characteristic of the multiplier-divider is

$$
I_{\text{out}} = \frac{I_{\text{e}}}{I_{\text{i}}} I_{\text{in}},
$$

(b) translinear multiplier/divider

Figure 3: Depressing and facilitating synapse circuits.

and if transistors \mathbf{M}_{e}' and \mathbf{M}_{i}' operate in saturation conditions, the output current of the circuit is

$$
I_{\text{out}} = \frac{e^{\kappa V_{\text{e}}/V_{\text{T}}}}{e^{\kappa V_{\text{i}}/V_{\text{T}}}} I_{\text{in}}.
$$

Input I_{in} from the presynaptic neuron received from the circuit of Fig. $3(a)$ is given to the multiplier-divider through the current mirror sharing V_{spike} ; V_{e} and V_{i} of Fig. 3(a) are given to the gates of transistors M'_{e} and M'_{i} in Fig. 3(b). When $V_e > V_i$, the multiplier-divider amplifies input from the presynaptic neurons, and when V_e < V_i , output is restricted. If the amplitude of the input spiking current from the presynaptic neurons is constant and $C_i = C_e$, the integration quantity of the current at junctions A and B is determined only by the current of transistors M_e and M_i . The current of these transistors increases monotonically based on the increase in gate voltages $V_g^{(e)}$ and $V_g^{(i)}$ of M_e and M_i , so when the gate voltage increases, the time constant of the integration circuit decreases. Therefore, if $V_{\rm g}^{(e)} > V_{\rm g}^{(i)}$, the time average of V_i becomes larger than that of V_e every time spiking input is given, and the gain of the translinear multiplier-divider decreases. If I_{in} and I_{out} are the output of the presynaptic neurons and the input of the postsynaptic neurons, this circuit functions as a depressing synapse. If $V_{\rm g}^{(\rm e)} < V_{\rm g}^{(\rm i)}$, the mean value of $V_{\rm e}$

Figure 4: Simulated operation of depressing synapse circuits.

eventually becomes larger than that of V_i , and the gain of the translinear multiplier-divider increases. This circuit thus functions as a facilitating synapse. Switching between the functions of depression and facilitation is based on the balance between the magnitudes of $V_{\rm g}^{(e)}$ and $V_{\rm g}^{\rm (i)}$.

3. Evaluation

We simulated the operation of the dynamic synapse circuits using the HSPICE circuit simulator with the transistor parameters of AMIS $1.5-\mu m$ CMOS technology provided by MOSIS. Minimum-size transistors (channel width 2.3 μ m; channel length 1.5 μ m) were used.

Figure 4 shows example operation of the depressing synapse circuit ($V_{bias} = 0.3 V$, input pulse width = 10 μ s, pulse amplitude = 0.1 μ A). Input current I_{in} was given to the circuit as spikes by changing the spike interval [Fig. 4(a)]. The first spike was given at $t = 40$ μ s. Subsequent spikes were given at $t = 44, 60, 80, 110,$ 160, and 300 μ s. When the inputs were given successively in a short time (around 4 to 50 μ s in Fig. 4(a), the amplitude of the output pulse was depressed [Fig. 4(c)]. As the interval widened, V_e approached zero [Fig. 4(b)], and the amplitude of the output pulse returned to the initial value. Figure 5 shows the change in amplitude of the output spike against the input spike interval. As the spike interval became shorter, the amplitude of the output pulse decreased.

Figure 6 shows example operation of depressing and facilitating synapse circuits ($C_e = C_i = 10$ pF, input pulse cycle $= 1$ ms, pulse width $= 10 \mu s$, pulse amplitude $= 1 \text{ nA}$). As designed, when $V_{\rm g}^{(e)} > V_{\rm g}^{(i)}$ and spike input I_{in} [Fig. 6(a)] was given, the difference between V_{e} and Vi increased due to the increase in the number of spikes $(V_i < V_e)$, and I_{out} decreased based on the input of the spiking row [Fig. 6(b)], with $V_{\rm g}^{(e)} = 0.3$ V and $V_{\rm g}^{(i)} =$

Figure 5: Change in output spike amplitude against input spike interval.

Figure 6: Operations of depressing and facilitating synapse circuits.

0.2 V. In contrast, for $V_g^{(e)} < V_g^{(i)}$, I_{out} increased based on the input of the spiking row [Fig. 6(c)], with $V_{\rm g}^{(e)} =$ 0.1 V and $V_{\rm g}^{(i)} = 0.3$ V. When the input was cut off, the current gain gradually returned to the initial value.

4. Active pattern-recognition network using depressing synapses

We assume the simple network illustrated in Fig. 7. Many spiking neurons are connected to a postsynaptic neuron. Active neuron outputs spike at a constant rate, and inactive neuron outputs do nothing. The postsynaptic neuron outputs a spike for $V_{\rm SOMA} > V_{\rm TH}$ and resets V_{SOMA} after firing. V_{SOMA} increases in proportion to the number of presynaptic active neurons. Therefore, this network can discriminate the number of presynaptic active neurons if threshold V_{TH} is set corresponding

Figure 7: Active pattern discrimination circuits using depressing synapses and spike neurons.

to the number of active neurons.

 V_{SOMA} also increases in proportion to the firing frequency of the spiking neurons. For example, we assume that the pulse amplitude and pulse width of the input spikes and the leak from V_{SOMA} are constant independent of the firing frequency of the input spikes. The value of V_{SOMA} produced by 50 active neurons with a firing frequency of 20 Hz is the same as the value of the potential produced by 10 active neurons with a frequency of 100 Hz. Therefore, the ability of the network shown in Fig. 7 to discriminate the number of presynaptic active neurons deteriorates greatly due to the change in firing frequency. Using the depressing synapse thus makes the discrimination performance independent of the firing frequency (discrimination performance is improved)⁸⁾.

If several spikes enter the depressing synapse successively in a short period (a case of high-firing-frequency neurons), the efficiency per spike (the amount of electrical charge that flows into C_1 of Fig. 7) drops. Even if the number of input spikes increases with the firing frequency, the value of V_{SOMA} does not change greatly because the efficiency per spike is lowered. The discrimination performance of the network thus becomes independent of the firing frequency. The discrimination result should differ, as shown in Table 1, between using the depressing synapse and not using it. Here, presynaptic neurons are located in two dimensions, as shown in Fig. 7. The active neurons form patterns such as "E", "L", and "-". The number of neurons is the largest for "E" and the smallest for "-". We assume that the threshold is set midway between "E" and "L". The firing frequency is expressed by grayscale letters in the table. Closer to black, the firing frequency is high; closer to white, the firing frequency is low. In a network not using depressing synapses, even in "E", which intrinsically does not fall below threshold, V_{SOMA} does not exceed the threshold at a low firing frequency. In "L" and "-", which intrinsically does not exceed the threshold, V_{SOMA} should exceed the threshold at a high firing frequency. In a network using depressing synapses, because a depressing synapse lowers the efficiency per spike at a high firing input frequency, an increase in Table 1: Difference in discrimination performances with and without depressing synapses.

Figure 8: Simulated firing frequencies when V_{SOMA} exceeded the threshold for the first time (number of $synapses = 100$.

 V_{SOMA} is independent of the firing frequency. The network should thus discriminate the number of active neurons independently of the firing frequency. We implemented this network electronically using the dynamic synapse circuit we designed and found that its performance approaches the ideal case (Table 1).

To confirm improvement in discrimination performance in a large-scale network, HSPICE simulation was conducted for a network having 100 depressing synapse, like that in Fig. 2. We assumed that the presynaptic active neurons form patterns such as "E", "L", and "- ". "E" takes 90 neurons, "L" takes 50, and "-" takes 10. The input is a pulse with an amplitude of 1 nA and a width of 10 μ s. The time constant of the postsynaptic neuron was 2 ms. We evaluated the performance of the network with both conventional and depressing synapses. The threshold was set at the value of V_{SOMA} produced by 70 active neurons with a firing frequency of 5 kHz assuming a pattern midway between "E" and "L". Threshold V_{TH} was 0.2 V when depressing synapses were used and 1.97 V when conventional synapses were used.

The firing frequencies when V_{SOMA} exceeded the

Figure 9: The depressing synapse circuit fabricated by a 1.5- μ m CMOS process.

Figure 10: Experimental results for the change in output spike amplitude against input spike frequency.

threshold for the first time are plotted in Fig. 8. The discrimination result was the same as shown in Table 1 except for conventional synapses with few active neurons (shown by the "-") at the highest frequency. This indicates that the network with the proposed depressing synapse circuit performed as well as the ideal one irrespective of the use of analog CMOS devices. The letter closest to black expresses the firing of each active neuron at 10 kHz, the letter closest to white at 4 kHz, and the letter of the intermediate shade at 7 kHz. When the depressing synapse was not used, correct discrimination could not be achieved as it was for "E" and "L". Went it was used, correct discrimination was achieved for all patterns. The discrimination performance of the network can thus be improved by using the depressing synapse.

We fabricated a prototype chip using a $1.5-\mu m$ CMOS process (MOSIS, vendor: AMIS). Figure 9 shows a micrograph of the depressing synapse circuit. The circuit took up a total area of 36 μ m × 35 μ m.

Figure 10 shows experimental results of the depress-

ing synapse circuit representing the change in amplitude of the output spike against the input spike frequency. As the spike frequency increased, the amplitude of the output pulse decreased, as expected. The degree of depression was changed successfully by controlling bias voltage V_{bias} .

5. Conclusion

We described an analog dynamic synapse circuit as the first step toward developing neuromorphic architectures. We also described an electronically implemented functional network using the circuit that has synapses and neurons with dynamic properties. The network is for active pattern recognition based on extracted information about the firing frequency from input information. We evaluated the performance of the networks using both electronic circuit simulation and fabricated chip. We found that the network can achieve active pattern recognition and that the discrimination performance is improved by using depressing synapses.

In an analog electronic circuit, information is expressed by converting a natural physical quantity into a physical quantity (voltage or current), so noise directly affects the information handled, making it very important to take measures against noise. In a natural environment without noise measures, spiking neurons will likely generate erroneous spiking. Tolerance of changes in the firing frequency means that the network cancels out this erroneous spiking. A network for active pattern recognition bust be tolerant of noise. We showed that our network for active pattern recognition is tolerant of noise although no special noise measures are taken. Although the problem of noise cannot be completely overcome, our finding that analog circuits can be made naturally noise-tolerant by constructing network circuit based on an organism structure is very promising in the development of antinoise measures in analog LSIs.

References

- [1] K. J. Thurber, Neural network technology. Architecture Technology Corporation, Minnesota, 1991.
- [2] R. Douglas, M. Mahowald, and C. Mead, "Neuromorphic analogue VLSI," Ann. Rev. Neurosci., Vol. 18, pp. 255-281, 1995.
- [3] B. L. Barranco, E. S. Sinencio, A. R. Vázquez, and J. L. Huertas, "A CMOS implementation of FitzHugh-Nagumo neuron model," IEEE J. Solid-State Circuits, Vol. 26, pp. 956-965, 1991.
- [4] S. Ryckebusch, J. M. Bower, and C. Mead, "Modelling small oscillating biological networks in analog VLSI," in Advances in Neural Information Processing Systems 1, D.S. Touretzky, Ed., Los Altos, CA: Morgan Kaufmann, 1989, pp. 384-393.
- [5] A. F. Murray, A. Hamilton, and L. Tarassenko, "Programmable analog pulse-firing neural networks," in Advances in Neural Information Processing Systems 1, D.S. Touretzky, Ed., Los Altos, CA: Morgan Kaufmann, 1989, pp. 671-677.
- [6] J. L. Meador and C. S. Cole, "A low-power CMOS circuit which emulates temporal electrical properties of neurons," in Advances in Neural Information Processing Systems 1, D.S. Touretzky, Ed., Los Altos, CA: Morgan Kaufmann, 1989, pp. 678-685.
- [7] A. Kayser, J.N. Priebe, and D.K. Miller, "Contrastdependent nonlinealities arise locally in a model of contrast-invariant orientation tuning," J. Neurophys., Vol. 85, pp. 2130-2149, 2001.
- [8] G. Bugmann, "Synaptic depression increases the selectivity of a neuron to its preferred pattern and binarizes the neural code," *Biosystems*, Vol. 67, pp. 17-25, 2002.
- [9] L. F. Abbot, J .A. Varela, K. Sen, and S. B, Nelson, "Synaptic depression and cortical gain control," Science, Vol. 275, pp. 220-224, 1997.
- [10] M. Tsodyks, K. Pawelzik, and H. Markram, "Neural networks with dynamic synapses," Neural Computation, Vol. 10, pp. 821-835, 1998.
- [11] A.G. Andreou, K.A. Boahen, P.O. Pouliquen, A. Pavasović, R.E. Jenkins and K. Strohbehn, "Current-mode subthreshold MOS circuits for analog VLSI neural systems," IEEE Trans. Neural Networks, Vol. 2, pp. 205-213, 1991.