

# Atomic configuration of boron pile-up at the Si/SiO<sub>2</sub> interface

Masayuki Furuhashi,<sup>a)</sup> Tetsuya Hirose, Hiroshi Tsuji,  
Masayuki Tachi, and Kenji Taniguchi

Department of Electronics and Information Systems, Osaka University,  
2-1 Yamada-oka, Suita, Osaka 565-0871 Japan

a) [furuhashi@eie.eng.osaka-u.ac.jp](mailto:furuhashi@eie.eng.osaka-u.ac.jp)

**Abstract:** The thermo dynamical stability of a boron atom at the Si/SiO<sub>2</sub> interface was studied by using *ab initio* calculation to investigate a mechanism of boron pile-up at the interface during thermal annealing. The B atom is stable in bulk Si site of the interface without any interface defect, which contradicts the experimental observations. By introducing an oxygen vacancy at the interface, the mechanism of B segregation into SiO<sub>2</sub> layer at the atomic scale was verified.

**Keywords:** boron, pile-up, Si/SiO<sub>2</sub> interface, *ab initio* calculation

**Classification:** Science and engineering for electronics

## References

- [1] H. -H. Voung, C. S. Rafferty, S. A. Eshraghi, J. L. Lentz, P. M. Zeitzoff, M. R. Pinto, and S. J. Hillenius, "Effects of Oxide Interface Traps and Transient Enhanced Diffusion on the Process Modeling of PMOS Devices," *IEEE Trans. Electron Devices*, vol. 43, no. 7, pp. 1144–1152, July, 1996.
- [2] F. Lau, L. Mader, C. Mazure, Ch. Werner, and M. Orlowski, "A Model for Phosphorus Segregation at the Silicon-Silicon Dioxide Interface," *Appl. Phys. A*, vol. 49, no. 6, pp. 671–675, Dec., 1989.
- [3] J. D. Plummer, M. D. Deal, and P. B. Griffin, *Silicon VLSI Technology*, Prentice Hall, NJ, 2000.
- [4] R. B. Fair, "Physical Models of Boron Diffusion in Ultrathin Gate Oxides," *J. Electrochem. Soc.*, vol. 144, no. 2, pp. 708–717, Feb., 1997.
- [5] A. E. Morgan, T. -Y. J. Chen, D. A. Reed, and J. E. Baker, "Measurement of boron segregation at the SiO<sub>2</sub>/Si interface using SIMS," *J. Vac. Sci. Technol. A*, vol. 2, no. 3, pp. 1266–1270, July, 1984.
- [6] M. Otani, K. Shiraishi, and A. Oshiyama, "First-Principles calculations of boron-related defects in SiO<sub>2</sub>," *Phys. Rev. B*, vol. 68, no. 18, pp. 184112-1–184112-8, Nov., 2003.
- [7] A. Pasquarello, M. S. Hybertsen, and R. Car, "Structurally relaxed models of the Si(001)-SiO<sub>2</sub> interface," *Appl. Phys. Lett.*, vol. 68, no. 5, pp. 625–627, Jan., 1996.
- [8] A. Ourmazd, D. W. Taylor, J. A. Rentschler, and J. Bevk, "Si → SiO<sub>2</sub> Transformation: Interfacial Structure and Mechanism," *Phys. Rev. Lett.*, vol. 59, no. 2, pp. 213–216, July, 1987.

- [9] T. Yamasaki, C. Kaneta, T. Uchiyama, T. Uda, and K. Terakura, “Geometric and electronic structures of SiO<sub>2</sub>/Si(001) interfaces,” *Phys. Rev. B*, vol. 63, no. 11, pp. 115314-1–115314-5, March, 2001.
- [10] D. Vanderbilt, “Soft self-consistent pseudopotentials in a generalized eigenvalue formalism,” *Phys. Rev. B*, vol. 41, no. 11, pp. 7892–7895, April, 1990.
- [11] H. J. Monkhorst and J. D. Pack, “Special points for Brillouin-zone integrations,” *Phys. Rev. B*, vol. 13, no. 12, pp. 5188–5192, June, 1976.

---

## 1 Introduction

Excess defects in the silicon lattice, generated by ion implantation, induce both a redistribution of dopant and dopant segregation at the Si/SiO<sub>2</sub> interface during annealing. It is important to clarify a mechanism of B pile-up at the Si/SiO<sub>2</sub> interface to control B distribution in more precise manner for future CMOS technology. This is because implanted regions become closer to the interface, B pile-up affects more significantly device characteristics. A lot of studies have been made on dopant pile-up at the Si(100)/SiO<sub>2</sub> interface. P and As atoms introduced by ion implantation tend to stay in bulk Si side of the interface [1, 2], while B atoms preferentially segregate into oxide [3, 4, 5]. Although B diffusion in SiO<sub>2</sub> in the absence of the interface has been investigated by using first principles calculation [6], little attention has been paid to a mechanism of B pile-up near the Si/SiO<sub>2</sub> interface. This paper clarifies the relationship between the local defect of the SiO<sub>2</sub> structure and the atomic configuration of B pile-up in oxide. By changing the atomic configuration of oxygen vacancy with/without hydrogen termination, the stability of a B atom in the Si/SiO<sub>2</sub> interface model has been studied by using *ab initio* calculations. The aim of this work is to clarify the physical mechanism of B pile-up at the Si/SiO<sub>2</sub> interface and B segregation into oxide layer for a better understanding of B redistribution during thermal annealing.

## 2 Calculation details

In order to investigate B pile-up at the Si/SiO<sub>2</sub> interface, we chose tridymite [7] structure as a thin oxide layer of the interface model since it is reported that there is ~ 5 Å crystalline tridymite phase on Si (100) surface [8]. In addition, theoretical studies reveal that a tridymite phase is the most suitable for Si (100) surface whose SiO<sub>2</sub> layer is thinner than 7 Å [9]. Figure 1 shows the basic supercell as the perfect Si/SiO<sub>2</sub> interface used in this work. The unit cell of the interface model contains bulk Si, SiO<sub>2</sub> layer and vacuum. The periodic supercell structure consists of 48 atoms including four H atoms.

The *ab initio* total energy calculations and structural relaxations are simultaneously performed by using generalized gradient approximation. We applied Vanderbilt type ultrasoft pseudopotential code for the supercell [10]. The cutoff energy of the calculated plane-wave functions is limited under




Fig. 1. The perfect Si/SiO<sub>2</sub> interface.


300 eV and  $3 \times 3 \times 1$  Monkhorst-Pack **k**-point sampling are used [11].

### 3 Results and discussion

In order to clarify the mechanism of B pile-up at the interface, we investigated the atomic configuration of a stable B atom at the Si/SiO<sub>2</sub> interface by using *ab initio* total energy calculation. A method for this study is as follows. A Si atom replaced with a B atom and the interface structure containing a B atom was relaxed to provide the minimum total energy of the supercell. Carrying out the above operations for all Si sites in the model one after another, we could find the most stable B site at the interface.

First, we calculated the total energy as a function of B sites near the perfect Si/SiO<sub>2</sub> interface. An energy minimum is found at B atom replaced with a Si atom adjacent to the interface layer. The total energy is 0.48 eV lower than the B atom replaced with a Si atom in deep bulk Si. The total energy steeply increases up to 2.2 eV in SiO<sub>2</sub> layer than that of replaced B in deep bulk Si site. These calculated results indicate that B atom is the most stable in Si side of the interface. This is, however, contrary to the experimental observations where B atoms segregate into oxide side at the interface [3, 4, 5].


Next, we introduced an O vacancy to the perfect interface which may account for the experimental observations. B atom could be stable at a defect site in defective SiO<sub>2</sub> rather than in the crystalline SiO<sub>2</sub>. In fact, there are lots of point defects in SiO<sub>2</sub> such as O and Si vacancies with dangling bonds since thermal SiO<sub>2</sub> is grown into amorphous phase. Figure 2(a) ~ (c) shows three types of the Si/SiO<sub>2</sub> interfaces including an O vacancy, from



**Fig. 2.** Optimized Si(100)/SiO<sub>2</sub> interfaces including an O vacancy. From the left, the interfaces (a) without H termination, (b) with one H termination and (c) with two H terminations at an O vacancy.

the left, the interface without H termination, with one H termination and with two H terminations at an O vacancy. We calculated the total energies of these supercells in which a B atom is replaced with each Si atom. For the interface including an O vacancy without H termination or with two H terminations, the total energies of supercells with B atom being in Si site of SiO<sub>2</sub> layer are lower than that of the perfect interface. However, note that B atom is still the most stable in Si side of the interface. For the case of the Si/SiO<sub>2</sub> interface including an O vacancy with one H termination, the total energy becomes minimum at Si site in SiO<sub>2</sub> side of the interface, where the O vacancy neighbors. It is approximately 1.2 eV lower than the energy in deep bulk Si site. The H atom terminates the dangling bond of the O vacancy, the B atom takes a threefold-coordinate configuration at the interface as shown in figure 3 (b). The B atom is the most stable in SiO<sub>2</sub> side of the interface, which supports the experimental observations.

The total energy calculations of the perfect interface and the supercells including an O vacancy reveal that B atom is trapped by the O vacancy during thermal annealing and becomes stable in oxide side at the interface.



**Fig. 3.** The energy minimum configuration for a B atom in (a) the perfect interface and (b) the interface including an O vacancy. When an O vacancy generates at the interface, a B atom is trapped in SiO<sub>2</sub> side by the O vacancy terminated with a H atom.

Then, B atoms may diffuse into oxide via this configuration. This result seems contradictory to a report that B in SiO<sub>2</sub> forms the most stable configuration with an O interstitial [6]. However, a lattice mismatch between bulk Si and SiO<sub>2</sub> layer induces significant number of dangling bonds and O vacancies terminated with H atoms. A combination of a H atom and an O vacancy is the important factor to trap B atoms at the Si/SiO<sub>2</sub> interface.

#### 4 Conclusion

---

We investigated the mechanism of B pile-up at the Si/SiO<sub>2</sub> interface by using *ab initio* total energy calculation. In the perfect interface without any defects, B atom is stable near the interface in bulk Si. While B atom is stable in oxide layer of the interface which includes an O vacancy as a point defect. We found that the B atom is trapped by O vacancy and segregates in oxide side of the interface.

#### Acknowledgments

---

We would like to thank Semiconductor Technology Academic Research Center (STARC) for financial support.