

Paper

# Stochastic resonance in simple analog circuits with a single operational amplifier having a double-well potential

Akira Utagawa<sup>1</sup>, Tetsuya Asai<sup>1a)</sup>, and Yoshihito Amemiya<sup>1</sup>

<sup>1</sup> Graduate School of Information Science and Technology, Hokkaido University  
Kita 14, Nishi 9, Kita-ku, Sapporo 060-0814, Japan

<sup>a)</sup> asai@ist.hokudai.ac.jp

Received February 16, 2011; Revised May 12, 2011; Published October 1, 2011

**Abstract:** In this paper, we demonstrate *stochastic resonance* (SR) in a double-well potential system that can easily be implemented by a single operational amplifier. First, we propose a bistable mathematical model that is suitable for analog hardware implementation. Then we introduce an analog circuit for the model that is implemented by a single operational amplifier only, and demonstrate that the circuit exhibits the same SR behavior demonstrated in traditional double-well potential systems, through extensive numerical simulations and experiments.

**Key Words:** stochastic resonance, analog circuits, operational amplifier, double-well potential

## 1. Introduction

Stochastic resonance (SR) is a phenomenon where a system can stochastically detect a weak input signal with the help of noise when the input signal is below the system's threshold [1–3]. SR has been observed in many systems such as static threshold systems [4–7], monostable dynamical systems [8, 9], and bistable dynamical systems (double-well potential systems) [10, 11]. Moreover, SR has been demonstrated on electrical systems such as threshold circuits [12–15], bistable circuits [16–20], a semiconductor laser [21–23], and so on. SR may be utilized for weak signal detection in electric circuits [3, 6, 7], whereas SR in double-well electronic systems, *i.e.*, bistable electronic systems, can be used not only for weak signal detection, but also for logic memories.

Noise-driven logic memory circuits (SR memory circuits) would be valuable when the supply voltage of the circuit is extremely low. Because electric power consumption of digital circuits is proportional to the square of the supply voltage, decreasing the supply voltage is very effective to reduce power consumption. However, decreasing the supply voltage causes data writing to fail or stored data to be lost due to threshold deviation of MOS FETs. If the threshold deviation becomes the dominant factor, SR would decrease memory cell's failure rates. When threshold deviation disturbs data writing, noise may stochastically decrease the potential barrier of double-well potential of a memory cell, and the data writing would succeed. Noise sources exist everywhere. For instance, power supply noise in LSIs [24] may be used as a noise source.

Memory cells must be designed with minimal size in many functional digital systems. The most

widely used memory cell is a latch-based circuit composed of two inverters and transfer gates. In order to construct an SR memory cell based on standard latch circuits, obtaining potential function of the latch circuit is required to evaluate SR characteristics. However, obtaining the potential function is not easy because i) ultralow supply voltage causes subthreshold operation of MOS FETs, and ii) output of a subthreshold latch circuit is represented by an unsolvable (nested) inverse function of sum of exponential functions. Hence, we propose a mathematical model whose potential function can theoretically be obtained, and construct an electric circuit which is equivalent to the latch circuit.

## 2. The model

Let us start by introducing the following dynamics,

$$\tau \frac{du}{dt} = -u + f_{\beta}(u - I), \quad (1)$$

where  $u$  represents the state variable;  $f_{\beta}(\cdot)$ , the sigmoid function whose slope factor is  $\beta$ ;  $\tau$ , the time constant; and  $I$ , the external input. Suppose that  $\beta$  is large enough, so  $u \rightarrow 1$  when  $u > I$ , whereas  $u \rightarrow 0$  when  $u < I$ . Thus one can be convinced that this system is a bistable system ( $u \rightarrow 0$  or  $1$ ).

Next, potential function of this system  $H$  will be given. When the following condition,

$$\frac{\partial H}{\partial t} = \frac{du}{dt} \cdot \frac{\partial H}{\partial u} < 0, \quad (2)$$

is satisfied, the system is considered to be stable. One can easily notice that

$$\frac{\partial H}{\partial u} = -\tau \frac{du}{dt}, \quad \text{where } \tau > 0, \quad (3)$$


is a candidate that satisfies the condition. By substituting Eq. (1) to the equation above, we obtain

$$\frac{\partial H}{\partial u} = u - f_{\beta}(u - I). \quad (4)$$

Integrating this by  $u$  leads to the following potential function,

$$H = \frac{1}{2}u^2 - \frac{1}{\beta} \ln(\exp(\beta u) + \exp(\beta I)) + C, \quad (5)$$

where  $C$  represents the integral constant.



**Fig. 1.** Shape of potential function of proposed double-well system for different magnitudes of input  $I$ . Steady state [(a) and (c)] and possible noise-driven state transition [(b) and (d)] are depicted.

Figure 1 plots the obtained double-well potential function ( $\beta = 20$  and  $C = 0$ ) for several values of  $I$ . In the following, let us assume that i) the model accepts a periodic input, *e.g.*,  $I = 0.5 + A_0 \sin(\omega t) + n(t)$ , where  $A_0$  is the amplitude;  $\omega$ , the angular frequency;  $t$ , the time; and  $n(t)$ , the Gaussian white noise, and ii)  $A_0 = 0.3$  and  $n(t) = 0$  for the time being. Figure 1(a) plots an initial shape of  $H$  for  $I|_{t=0} = 0.5$ . When we assume  $u|_{t=0} = 1$ , this state ( $u = 1$ ) is stable because it is trapped in the right well, as shown in Fig. 1(a). As time increases ( $I$  increases), the left well goes down. Figure 1(b) illustrates the lowermost case for  $\omega t = \pi/2$  ( $I = 0.8$ ). Since the middle potential barrier disappears when  $I = 1$ , state transition ( $u = 1 \rightarrow 0$ ) does not occur in this example. Figure 1(c) illustrates the shape of  $H$  for the subsequent state ( $\omega t = \pi$ ,  $I = 0.5$ ). As time further increases, the right well goes down. Figure 1(d) illustrates the lowermost case for  $\omega t = 3\pi/2$  ( $I = 0.2$ ) where state transition does not occur as well because the middle potential barrier disappears when  $I = 0$ .

Consequently, when  $n(t) = 0$ , state transition does not occur if a subthreshold input ( $A_0 < 0.5$ ;  $0 < I < 1$ ) is given to the system. However, a “stochastic transition” may be caused by subthreshold inputs with nonzero  $n(t)$ . Small amounts of noise cannot cause the transition, whereas excessive amounts of noise may cause random transition. Therefore, one may expect that there exist optimal strength of noise that maximizes the SNR of state transition [1].

### 3. Circuit implementation of proposed bistable system

The double-well potential system proposed in the previous section was implemented in electric circuits with one operational amplifier only. A general operational amplifier accepts two voltage inputs ( $V_+$  and  $V_-$ , for example) and it amplifies the voltage difference between  $V_+$  and  $V_-$  with gain  $A_v$ . The output  $A_v \cdot (V_+ - V_-)$  is clamped at supply voltages ( $V_{dd}$ ,  $V_{ss}$ ). Thus, when the gain is large enough and  $V_{ss} = 0$ , the amplifier’s output is approximated by  $V_{dd} \cdot \theta(V_+ - V_-)$ , where  $\theta(\cdot)$  is the step function.

Suppose the time constant  $\tau$  in Eq. (1) is small enough, then we obtain  $u \approx f_\beta(u - I)$  from Eq. (1). When  $\beta$  is large enough, we can say  $f_\beta(\cdot) \approx \theta(\cdot)$ . When we consider  $V_{out}$  as  $u \cdot V_{dd}$  and  $V_{in}$  as  $I \cdot V_{dd}$ , we obtain the approximate equation;  $V_{out} \approx V_{dd} \cdot \theta(V_{out} - V_{in})$ . The right side of the equation is equal to the estimated output voltage of the amplifier where “ $V_+$ ” node is connected to  $V_{out}$  and “ $V_-$ ” node is connected to  $V_{in}$ . Thus, by connecting the output node of the amplifier and “ $V_+$ ” node, the system for Eq. (1) is implemented in electric circuits. Note that the circuit is extremely simple as compared with double-well potential electronic systems proposed in [16–20].

## 4. Results

### 4.1 Numerical simulation results

Numerical simulations of the proposed model given by Eq. (1) were carried out by using the following parameters;  $\tau = 10^{-3}$ ,  $\beta = 20$ ,  $I = 0.5 + A_0 \cdot \sin(2\pi f_0 t) + n(t)$ , where  $A_0 = 0.2$ ,  $f_0 = 1$  Hz, and






Fig. 2. Numerical simulation results exhibiting SR in proposed system.



**Fig. 3.** Circuit setups (a) and shape of simulated potential curve of proposed circuit (b).




**Fig. 4.** Simulated transient responses of proposed circuit for subthreshold inputs with noise.

$n(t)$  is the Gaussian white noise (filtered at 100 Hz) with standard deviation  $\sigma$ . Figure 2 shows time courses of  $u$  and  $I$  for  $\sigma = 0.06, 0.15$ , and  $0.22$ . When  $\sigma = 0.06$ , the rate of transition was low because the probability of disappearance of the potential barrier was low, as well [Fig. 2(a)]. As shown in Fig. 2(b), when  $\sigma$  was increased ( $= 0.15$ ), state transition occurred in response to the increase and decrease of the sinusoidal input; *i.e.*, state transition of  $u \rightarrow 0$  and  $u \rightarrow 1$  occurred when  $I$  was high and low, respectively. For larger  $\sigma$ , random transition of  $u$  was observed because the sinusoidal input was buried in noises [Fig. 2(c);  $\sigma = 0.22$ ]. Figure 2(d) plots  $\sigma$  versus signal-to-noise ratio (SNR) ( $\equiv 10 \log_{10} S(f_0)/B(f_0)$  where  $S(f_0)$  and  $B(f_0)$  represent the signal and background level at  $f_0$  in the power spectra of  $u$ ), with several values of  $\beta$ . When  $\beta = 20$ , the peak SNR was 10.5 dB at  $\sigma = 0.2$ . For larger  $\beta$  (50 and 500), the peak SNR was decreased because large  $\beta$  elevate the potential barrier, which result in blocking noise-driven state transition in response to the subthreshold input.

## 4.2 SPICE simulation results

Figure 3(a) illustrates the simulation setups. In the following simulations, we used a standard 0.18- $\mu\text{m}$  CMOS parameter set (minimum  $W/L$  of transistors for analog simulations) with  $V_{\text{dd}} = 1.8$  V and  $V_{\text{bias}} = 0$  V. Figure 3(b) shows potential curves of the proposed circuit ( $V_{\text{offset}} = 0.3$  V). The potential curves were obtained by integrating simulated transient data ( $dV_{\text{out}}/dt$ ) by  $V_{\text{out}}$  with four different initial conditions; *i.e.*,  $V_{\text{out}}|_{t=0} < 0$ ,  $V_{\text{out}}|_{t=0} = V_{\text{dd}}/2 - \Delta V$  ( $\Delta V \ll 1$ ),  $V_{\text{out}}|_{t=0} = V_{\text{dd}}/2 + \Delta V$ , and  $V_{\text{out}}|_{t=0} > V_{\text{dd}}$ .

Figure 4 shows transient simulation results of the proposed circuit. In the simulations, we used  $V_{\text{in}} = V_{\text{n}} + V_{\text{sin}}$  where  $V_{\text{n}}$  is the Gaussian white noise (filtered at 100 Hz) with standard deviation  $\sigma$ , and  $V_{\text{sin}} = V_{\text{dd}}/2 + A_0 \sin(2\pi ft)$  ( $A_0 = 0.6$  V;  $f = 1$  Hz). The Gaussian noise sequence was externally generated and was included in the SPICE codes as a PWL voltage source. Figures 4(a), (b), and (c) represent the inputs ( $V_{\text{in}}$ ) and outputs ( $V_{\text{out}}$ ) of the system with  $\sigma = 0.1, 0.3$ , and  $0.5$  V, respectively. The results were qualitatively equivalent to numerical simulation results shown in Figs. 2(a) to (c); *i.e.*, i) small  $\sigma$  could not induce stochastic transition sufficiently, ii) moderate  $\sigma$  induced state transition in response to the input, and iii) large  $\sigma$  caused random state transition.



**Fig. 5.** Electric circuit having using Double-well potential using single operational amplifier.


Hence, one may observe SR behaviors with the proposed circuit consisting of “single” operational amplifier.

### 4.3 Experimental results

Figure 5 shows our experimental configuration. A CMOS full-swing (Rail-To-Rail) operational amplifier (National Semiconductor, LMC6482) was used and supply voltage  $V_{dd}$  was set to 3 V. A input signal applied to the amplifier was  $V_{in} = V_{sin} + V_n$ , where  $V_{sin}$  the sinusoidal input and  $V_n$  the noise voltage.  $V_{in}$  was generated by a resistive voltage divider ( $R = 1 \text{ k}\Omega$ )<sup>1</sup>.  $V_{in}$  was applied to “-” node of the operational amplifier (an input node of the proposed circuit). Furthermore,  $V_{sin}$  was given by  $V_{offset} + V_0 \cdot \sin(2\pi f_0 t)$ , where  $V_{offset}$  was 1.5 V,  $V_0$  was 1 V, and  $f_0$  was 200 Hz.  $V_n$  was the time varying Gaussian noise voltage whose average and standard deviation were 0 V and  $\sigma$  V. Both  $V_{sin}$  and  $V_n$  were given by a waveform generator (HIOKI, 7075). Pseudo-random sequences were generated by using the Box-Muller method from a computer simulation.  $V_n$  was the Pseudo-random sequence that was imported to the waveform generator with frequency limitation of 19 kHz. We observed waveforms of the input and output voltages ( $V_{in}$  and  $V_{out}$ ) by an oscilloscope (Techtronix, TDS784D) and sampling rate was 100 kHz. We also observed power spectrum of the output voltage ( $V_{out}$ ) by a FFT module, which is equipped with the oscilloscope (averaged over 1000 times in frequency domain), and obtained SNR by subtracting the background noise level on  $f_0$  from the signal level on  $f_0$ .

Figure 6 shows experimental results (waveform screens of the oscilloscope) where  $\sigma$  was set to 0.3 V, 0.75 V, and 1.5 V. Each figure, (a), (b), and (c), contains time courses of  $V_{in}$  (upper), time courses of  $V_{out}$  (middle), and power spectrum of  $V_{out}$  (lower). When  $\sigma = 0.3$  V, probability of  $V_{out}$  transition was small [Fig. 6(a)]. Because the offset and amplitude of  $V_{sin}$  were 1.5 V and 2 V<sub>pp</sub> ( $V_{sin} = 0.5\text{--}2.5$  V), the minimal voltage of  $V_n$  for transitions from ‘1’ to ‘0’ and from ‘0’ to ‘1’ are +0.5 V (when  $V_{sin}$  is 2.5 V) and -0.5 V (when  $V_{sin}$  is 0.5 V), respectively. This indicates that when  $\sigma$  were 0.3 V, a possibility of  $V_n > 0.5\text{V}$  (or  $V_n < -0.5$  V) and the transition possibility were small [Fig. 6(a)]. We measured signal and background level at 200 Hz in power spectrum and found that SNR was 6.4 dB. When  $\sigma = 0.75$  V, possibility of  $V_n > 0.5\text{V}$  (or  $V_n < -0.5\text{V}$ ) was higher than the transition possibility of  $\sigma = 0.3$  V, and transition possibility was also higher [Fig. 6(b)]. The SNR in this case was 21.5 dB. The important fact is that the possibility of the transition from 0 to  $V_{dd}$  became high when  $V_{sin}$  is low, and the possibility of the transition from  $V_{dd}$  to 0 became high when  $V_{sin}$  was high. In other

<sup>1</sup>Upon the experiments (with large  $\sigma$ ), one should pay attention to voltage amplitudes of the amplifier’s inputs; *i.e.*,  $R$  should significantly be larger than “on” resistance ( $R_{on}$ ) of electrostatic discharge (ESD) diodes (for MOS gate protection) in the CMOS operational amplifier (LMC6482). When the amplifier’s input “ $V_+$ ” (or “ $V_-$ ”) exceeds  $V_{dd}$  (or falls below  $V_{ss}$ ), the diodes are forwardly biased, which results in large (shunting) currents on the ESD paths. To avoid this, we employed a resistive voltage divider, as shown in Fig. 5. As long as  $2R_{on}/R \approx 0$  ( $R \gg R_{on}$ ),  $V_{in}$  does not exceed  $V_{dd}$  (or does not fall below 0) significantly, when  $V_n + V_{sin}$  exceeds  $V_{dd}$  (or falls below 0). Namely, the excess voltage drops across  $R$ .



**Fig. 6.** Experimental results of proposed circuit. (a)–(c) time courses of input  $V_{in}$  (top waveform), output  $V_{out}$  (middle), and power spectrum of  $V_{out}$  (bottom) for  $\sigma = 0.3$  V,  $0.75$  V, and  $1.5$  V; (d) SR curve (SNR versus  $\sigma$ ) of proposed circuit.

words, although  $V_{sin}$  didn't have the amplitude required for the transition, the noise stochastically helped the transition of  $V_{out}$  to  $V_{dd}$  (or 0) depending on  $V_{sin}$ . The experimental results in  $\sigma = 1.5$  V are shown in Fig. 6(c). In this case, the SNR was 18.7 dB. The SNR didn't decrease suddenly as it seems, but the frequent transition of  $V_{out}$  occurred. This is because the noise level almost always surpassed the signal level required for transition. Figure 6(d) shows the experimental SNR curve that was obtained by varying standard deviation of noise  $\sigma$  from 0 to 4 V. The maximum SNR was 21.5 dB ( $\sigma = 0.75$  V).

## 5. Discussion

As described in Section 1, SR in bistable system could be utilized in logic memory systems. In this paper, to obtain a theoretical potential function, we designed a bistable circuit with an operational amplifier. However, the amplifier requires constant bias currents, which results in dissipating power even in the steady state. Hence, one should use standard (inverter-based) latch circuit that does not dissipate power in the steady state, if one aims at practical applications of SR in low-power memory systems.

Let us suppose that the power-supply voltage of a standard latch circuit is extremely decreased, aiming at the ultra-low power operation. One may easily find that there exists the lower limit for correct memory operations (writing and storing operations) due to the transistor's mismatch. What happens if we use multiple (but unstable due to the mismatch) latch circuits driven by noise, and do majority voting among  $N$  latch circuits to represent 1 bit data? SR helps to improve incorrect



writing and storing operations stochastically. Power dissipation of the latch array would be  $N$  times larger than that of a single latch (the power is linearly increased as  $N$  increases), whereas power of digital circuits is proportional to the square of the power-supply voltage. Hence, we conclude that i) SR improves bit-error rate of an array of latch circuits with extremely low-power-supply voltage as  $N$  increases, ii) the power dissipation is determined by the required (capable) bit-error rate, and iii) if a certain degree of error is accepted, an SR-based memory system may drastically decrease the total power dissipation.

## 6. Summary

---

To observe stochastic resonance (SR) in an electronic bistable system, we proposed a double-well potential system that can easily be implemented by a single operational amplifier. We first obtained a potential function of the system and its bistable conditions. Then, we constructed a simple electric circuit based on the system. The circuit is extremely simple as compared with double-well potential electronic systems proposed in [16–20]. We conducted numerical and SPICE simulations as well as experiments of the circuit. We confirmed the same SR behavior observed in conventional double-well potential systems [1].

## Acknowledgments

---

This study was supported by a Grant-in-Aid for Scientific Research on Innovative Areas [20111004] from the Ministry of Education, Culture Sports, Science and Technology (MEXT) of Japan.

## References

---

- [1] A.R. Bulsara and L. Gammaitoni, “Tuning in to noise,” *Physics Today*, vol. 49, no. 3, pp. 39–45, 1996.
- [2] L. Gammaitoni, P. Hänggi, P. Jung, and F. Marchesoni, “Stochastic resonance,” *Reviews of Modern Physics*, vol. 70, no. 1, pp. 223–287, 1998.
- [3] F. Moss, L.L. Ward, and W.G. Sannita, “Stochastic resonance and sensory information processing: a tutorial and review of application,” *Clinical Neurophysiology*, vol. 115, no. 2, pp. 267–281, 2004.
- [4] L. Gammaitoni, “Stochastic resonance and the dithering effect in threshold physical systems,” *Phys. Rev. E*, vol. 52, no. 5, pp. 4691–4698, 1995.
- [5] B. Kosko and S. Mitaimb, “Stochastic resonance in noisy threshold neurons,” *Neural Networks*, vol. 16, no. 5-6, pp. 755–761, 2003.
- [6] E. Simonotto, M. Riani, C. Seife, M. Roberts, J. Twitty, and F. Moss, “Visual perception of stochastic resonance,” *Phys. Rev. Lett.*, vol. 78, no. 6, pp. 1186–1189, 1997.
- [7] K. Ghosh, S. Sarkar, and K. Bhaumik, “A possible mechanism of stochastic resonance in the light of an extra-classical receptive field model of retinal ganglion cells,” *Biol. Cybern.*, vol. 100, no. 5, pp. 351–359, 2009.
- [8] F. Moss, J.K. Douglass, L. Wilkens, D. Pierson, and E. Pantazelou, “Stochastic resonance in an electronic FitzHugh-Nagumo model, stochastic processes in astrophysics,” J.R. Buchler and H.E. Kandrup Eds., *Annals of the New York Academy of Sciences*, vol. 706, The New York Academy of Sciences, New York, pp. 26–41, 1993.
- [9] J.J. Collins, C.C. Chow, and T.T. Imhoff, “Stochastic resonance without tuning,” *Nature*, vol. 376, no. 6537, pp. 236–238, 1995.
- [10] R.F. Fox, “Stochastic resonance in a double well,” *Phys. Rev. A*, vol. 38, no. 8, pp. 4148–4153, 1989.
- [11] A. Neiman and L. Schimansky-Geier, “Stochastic resonance in two coupled bistable systems,” *Phys. Lett. A*, vol. 197, no. 5-6, pp. 379–386, 1995.
- [12] I. Lee, X. Liu, C. Zhou, and B. Kosko, “Noise-enhanced detection of subthreshold signals with carbon nanotubes,” *IEEE Trans. Nanotech.*, vol. 5, no. 6, pp. 613–627, 2006.

- [13] T. Oya, T. Asai, and Y. Amemiya, “Stochastic resonance in an ensemble of single-electron neuromorphic devices and its application to competitive neural networks,” *Chaos, Solitons and Fractals*, vol. 32, no. 2, pp. 855–861, 2007.
- [14] S. Kasai and T. Asai, “Stochastic resonance in Schottky wrap gate-controlled GaAs nanowire field effect transistors and their networks,” *Applied Physics Express*, vol. 1, no. 9, 083001, 2008.
- [15] S. Kasai, “Investigation on stochastic resonance in quantum dot and its summing network,” *Int. J. Nanotechnology and Molecular Computation*, vol. 1, no. 2, pp. 70–79, 2009.
- [16] V.S. Anishchenko, I.A. Khovanov, and B.V. Shulgin, “Stochastic resonance in passive and active electronic circuits,” *Chaotic, fractal, and nonlinear signal processing*, vol. 375, no. 1, pp. 363–381, 1996.
- [17] D.G. Luchinsky, R. Mannella, P.V.E. McClintock, and N.G. Stocks, “Stochastic resonance in electrical circuits–I: Conventional stochastic resonance,” *IEEE Trans. Circuits and Syst. II*, vol. 46, no. 9, pp. 1205–1214, 1999.
- [18] D.G. Luchinsky, R. Mannella, P.V.E. McClintock, and N.G. Stocks, “Stochastic resonance in electrical circuits–II: Nonconventional stochastic resonance,” *IEEE Trans. Circuits and Syst. II*, vol. 46, no. 9, pp. 1215–1224, 1999.
- [19] G.P. Harmer and B.R. Davis, “A review of stochastic resonance: circuits and measurement,” *IEEE Trans. Instrum. Meas.*, vol. 51, no. 2, pp. 299–309, 2002.
- [20] O. Calvo and D.R. Chialvo, “Ghost stochastic resonance in an electronic circuit,” *Int. J. Bifurcation and Chaos*, vol. 16, no. 3, pp. 731–735, 2006.
- [21] V. Gautam and R. Rajarshi, “Stochastic resonance in a bistable ring laser,” *Phys. Rev. A*, vol. 39, no. 9, pp. 4668–4674, 1989.
- [22] A. Fioretti, L. Guidoni, R. Mannella, and E. Arimondo, “Evidence of stochastic resonance in a laser with saturable absorber: Experiment and theory,” *J. Statistical Phys.*, vol. 70, no. 1-2, pp. 403–412, 2005.
- [23] L.-Y. Zhang, L. Cao, and D.-J. Wu, “Stochastic resonance in a single-mode laser driven by quadratic colored pump noise: Effects of biased amplitude modulation signal,” *Communications in Theoretical Phys.*, vol. 52, no. 1, pp. 143–148, 2009.
- [24] K. Ichikawa, Y. Takahashi, and M. Nagata, “Experimental verification of power supply noise modeling for EMI analysis through on-board and on-chip noise measurements,” *IEICE Trans. Electronics*, vol. E90-C, no. 6, pp. 1282–1290, 2006.